

Fig. 1A, A New 6-T nMOS Dual Port SRAM





Fig. 1B, A New 7-T Dual Port SRAM






Fig.2 Dual-Port RAM, Interleave^d Write Operation




Fig.3 Dual-Port RAM, Interleave^d Read Operation

